

FP02-0315-01

TITLE OF THE INVENTION

Photodiode Array and Method of Making the Same

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims priority to Provisional  
5 Application serial No. 60/430,674 filed on December 4, 2002  
which is hereby incorporated by reference in its entirety.

BACKGROUND OF THE INVENTIONField of the Invention

[0002] The present invention relates to a photodiode  
10 array and a method of making the same.

Related Background Art

[0003] Photodiode arrays for CT (computed tomography)  
have been required to have a larger area. For eliminating  
insensible regions from a photodiode array,  
15 three-dimensional packaging is necessary, in which a signal  
processing unit is disposed on the opposite side (rear side)  
of the light incident surface. To this aim, it is necessary  
for an electrode formed on the incident side (front side)  
by using a through hole wiring to be drawn to the opposite  
20 side (rear side) of the incident surface.

[0004] Semiconductor devices using such a through hole  
wiring are disclosed, for example, in the following Patent  
Documents 1 and 2. In the semiconductor device disclosed  
in the Patent Document 1, a substrate is etched by wet etching  
25 with an alkali solution in order to form a through hole,  
whereby the revealed plane of substrate is at an angle of

54.7° with respect to the substrate surface.

[0005] Patent Document 1: Japanese Patent Application  
Laid-Open No. HEI 5-29483

[0006] Patent Document 2: Japanese Patent Application  
5 Laid-Open No. HEI 6-177201

SUMMARY OF THE INVENTION

[0007] When forming an electrode of each of photodiodes  
in a photodiode array by using the technique mentioned above,  
however, the through hole gradually increases its width from  
10 the front side to the rear side. Therefore, the photodiodes  
cannot be formed so close to each other, whereby the filler  
is limited.

[0008] Fig. 14 is a sectional view of a photodiode array  
in the prior art.

15 [0009] As shown in Fig. 14, the angle  $\theta$  formed between  
the surface on the front side of the substrate and the inner  
wall surface of the through hole becomes acute if the  
above-mentioned etching is used alone. Therefore, if the  
corner 20 defining this acute angle is covered with a through  
20 hole wiring 17, conduction is likely to fail at the part  
of corner 20 because of insufficient coverage with the  
wiring.

[0010] Though dry etching may be used for forming a  
through hole perpendicular to the substrate surface, it is  
25 practically impossible to form a through hole with a uniform  
diameter in a substrate having a thickness of 250 to 400

FP02-0315-01

μm. Also, since the processing rate of dry etching is low, it takes a long processing time to penetrate through the substrate having a thickness of 250 to 400 μm.

[0011] Hence, it is an object of the present invention

5 to overcome the problem mentioned above and provide a photodiode array which is less likely to cause conduction failures in through hole wirings, while yielding a large fill factor.

[0012] For overcoming the above-mentioned problem, the

10 present invention provides a photodiode array comprising a semiconductor substrate of a first conduction type formed with an array of a plurality of pn junction type photodiodes on an incident surface side for light to be detected, the surface opposite from the incident surface in the  
15 semiconductor substrate being made of a (100) plane; the semiconductor substrate having a through hole, formed in an area held between the photodiodes, penetrating through the semiconductor substrate from the incident surface side to the opposite surface side; the photodiode array comprising  
20 a conductive layer extending from the incident surface to the opposite surface by way of a wall surface of the through hole; the through hole comprising a vertical hole part formed substantially perpendicular to the incident surface on the incident surface side, and a pyramidal hole part formed like  
25 a quadrangular pyramid on the opposite surface side, the vertical hole part and pyramidal hole part being connected

FP02-0315-01

to each other within the semiconductor substrate; the pyramidal hole part having a wall surface formed as a (111) plane.

5 [0013] Here, "substantially perpendicular" refers to the state of intersection within the angular range of 85° to 90°.

[0014] In this photodiode array, all the covering corners' angles of the conductive layer extending from the incident surface to the opposite surface by way of the wall surface of the through hole become 90° or greater, whereby  
10 conduction failures are less likely to occur because of insufficient coverage with the conductive layer. Also, even when the photodiodes are disposed close to each other, the fill factor can be increased.

15 [0015] The photodiode array in accordance with the present invention may further comprise a high impurity concentration layer of the first conduction type surrounding the through hole within the semiconductor substrate.

[0016] This photodiode array comprises the high  
20 impurity concentration layer surrounding the through hole, and thus can trap unnecessary carriers which may occur when the through hole is mechanically damaged, thereby suppressing leak currents and dark currents.

[0017] The present invention provides a method of  
25 making a photodiode array comprising the following steps:

A first step of preparing a semiconductor substrate

FP02-0315-01

having a first surface formed as a (100) plane, and forming a predetermined area of a second surface opposite from the first surface with an array of a plurality of pn junction type photodiodes.

5       ● A second step of forming a pyramidal depression having a quadrangular pyramid form with a depth smaller than a thickness of the semiconductor substrate from the first surface side of the semiconductor substrate by anisotropic etching for a plurality of photodiodes.

10       ● A third step of forming a vertical hole substantially perpendicular to the second surface by dry etching from the second surface side at a position corresponding to the pyramidal depression, and connecting the pyramidal depression to the vertical  
15       hole, so as to form a through hole penetrating through the semiconductor substrate from the second surface to the first surface.

20       ● A fourth step of forming a conductive layer extending from the second surface to the first surface by way of the through hole.

[0018]       In this method, the vertical hole is formed after the pyramidal depression having a quadrangular pyramid form is formed. Thus formed pyramidal depression has a depth smaller than the thickness of the semiconductor substrate.

25       As a consequence, etching solutions do not leak to the second surface side, and thus do not adversely affect the

FP02-0315-01

photodiodes on the second surface side.

BRIEF DESCRIPTION OF THE DRAWING

- [0019] Fig. 1 is a plan view of the photodiode array in accordance with a first embodiment;
- 5 [0020] Fig. 2 is a sectional view of the photodiode array in accordance with the first embodiment;
- [0021] Fig. 3A is a plan view of a part formed with a through hole;
- [0022] Fig. 3B is a vertical sectional view of the part  
10 formed with the through hole taken along the line III-III;
- [0023] Fig. 3C is a perspective view of the part formed with the through hole;
- [0024] Fig. 4 is a sectional view of a photodiode array;
- [0025] Fig. 5 is a sectional view of a photodiode array;
- 15 [0026] Fig. 6 is a sectional view of a photodiode array;
- [0027] Fig. 7 is a sectional view of a photodiode array for explaining a manufacturing step thereof;
- [0028] Fig. 8 is a sectional view of the photodiode array for explaining a manufacturing step thereof;
- 20 [0029] Fig. 9 is a sectional view of the photodiode array for explaining a manufacturing step thereof;
- [0030] Fig. 10 is a sectional view of the photodiode array for explaining a manufacturing step thereof;
- [0031] Fig. 11 is a sectional view of the photodiode  
25 array for explaining a manufacturing step thereof;
- [0032] Fig. 12 is a sectional view of a photodiode array;

FP02-0315-01

[0033] Fig. 13A is a sectional view of a through hole part in a photodiode array;

[0034] Fig. 13B is a sectional view of a through hole part in a photodiode array; and

5 [0035] Fig. 14 is a sectional view of a photodiode array in the prior art.

DESCRIPTION OF THE PREFERRED EMBODIMENT

[0036] In the following, embodiments of the present invention will be explained. Here, constituents identical  
10 to each other will be referred to with numerals identical to each other without repeating overlapping descriptions.

[0037] Fig. 1 is a plan view enlarging a part of the photodiode array in accordance with a first embodiment, whereas Fig. 2 is a sectional view thereof.

15 [0038] In the following explanation, the surface on which light is incident will be referred to as front side, whereas the surface opposite therefrom will be referred to as rear side. In the photodiode array 1 of this embodiment, a plurality of pn junctions (photodiodes) 4 are regularly  
20 arranged in an array of a matrix on the front side, each pn junction functioning as a photo-sensitive pixel of the photodiode array 1.

[0039] The photodiode array 1 comprises an n-type silicon substrate 3 having a thickness of 270  $\mu\text{m}$  and an  
25 impurity concentration of  $1 \times 10^{12}$  to  $10^{15}/\text{cm}^3$ ; and a plurality of p-type impurity diffusion layers 5 arranged with a pitch

of about 1.5 mm, each having a size of  $500\ \mu\text{m} \times 500\ \mu\text{m}$ , a depth of 0.5 to  $1\ \mu\text{m}$  in the substrate, and an impurity concentration of  $1 \times 10^{13}$  to  $10^{20}/\text{cm}^3$ .

[0040] The photo-sensitive pixels are constituted by the pn junctions 4 formed between the n-type silicon substrate 3 and a plurality of p-type impurity diffusion layers 5. An n<sup>+</sup>-type impurity area (separation layer) 7 for separating the photodiodes from each other and trapping unnecessary carriers so as to reduce dark currents is disposed between the p-type impurity diffusion layers 5. Then, there are n<sup>+</sup>-electrodes 21 on the rear side.

[0041] A first hole part 11 (vertical hole part) and a second hole part 13 (pyramidal hole part) are formed on the front and rear sides, respectively, between the pn junctions 4 adjacent to each other.

[0042] Fig. 3A is a plan view of a part formed with a through hole. Fig. 3B is a sectional view of the part formed with the through hole taken along the line III-III. Fig. 3C is a perspective view of the part formed with the through hole.

[0043] A through hole 12 comprises the first hole part 11 and second hole part 13 connected to each other. The first hole part 11 is formed with a diameter of  $10\ \mu\text{m}$  on the front side of the substrate so as to be substantially parallel to the thickness direction of the substrate. The first hole part 11 is formed like a cylinder substantially



FP02-0315-01

parallel to the thickness direction of the substrate at a position penetrating through the separation layer 7. The hole is formed with a depth not smaller than the depth by which the p-type impurity diffusion layer 5 is formed. This prevents the second hole part 13 from limiting the depletion layers extending from the pn junctions 4, whereby the p-type impurity diffusion layers 5 can be arranged close to each other.

[0044] The second hole part 13 is formed like a quadrangular pyramid from the rear side of the substrate, with its width tapering down toward the front side. The second hole part 13 is formed by anisotropic etching from the rear side, whereby a (111) plane is exposed at the wall surface of the hole part, and the wall surface forms an angle of about  $54.7^\circ$  with respect to the surface of the photodiode array (angle  $\alpha \approx 54.7^\circ$  in Fig. 3B). Since the second hole part 13 is formed like a quadrangular pyramid, it is easier to provide the inner wall of the hole part with a conductive layer (through hole wiring).

[0045] The first hole part 11 and second hole part 13 are connected to each other within the substrate, so as to form a single through hole 12. The front and rear sides of the substrate, including the wall surface of the through hole 12 and the front side of the p-type impurity diffusion layers 5, are covered with a thermally oxidized layer 9 of silicon. Not only the thermally oxidized silicon layer but

FP02-0315-01

also an AR (AntiReflection) coat may be formed according to a required wavelength sensitivity of photodiodes. The AR coat may be a single layer of any of  $\text{SiO}_2$  and  $\text{SiNx}$ , or an insulator composite film or laminated film including them.

5 [0046] A through hole wiring 17 is formed by aluminum on the thermally oxidized layer 9, and is in contact with the p-type impurity diffusion layer 5 by way of a contact hole 15 formed in the thermally oxidized layer 9. Further, the through hole wiring 17 extends to the rear side by way of the wall surface of the through hole 12, so as to be able to come into electric contact with the p-type impurity diffusion layer 5 from the rear side. Here, there will be no problems even if the first hole part 11 is filled with the metal of the through hole wiring 17 so that the front and rear sides of the substrate are spatially separated from each other, since the electric contact between the p-type impurity diffusion layer 5 and the rear side will not be lost (see Fig. 4).

15 [0047] Fig. 4 is a sectional view of a photodiode array. Though the inside of the first hole part 11 is filled with the through hole wiring 17 in this photodiode array, the rear side of the photodiode array is in electric contact with the p-type impurity diffusion layer 5.

20 [0048] The material for the through hole wiring 17 is not limited to aluminum. Copper, nickel, gold, tungsten, titanium, polysilicon, and the like, or alloys or laminated

metals including them may be used as well. In place of the thermally oxidized layer 9, an oxide film made by CVD may also be used. An oxide or nitride film made by CVD may also be disposed between the thermally oxidized layer 9 and through hole wiring 17. This can secure a high insulating property between the silicon substrate and the through hole wiring 17.

[0049] Fig. 5 is a sectional view of a photodiode array. In this photodiode array, the through hole 12 is filled with a filler material 10 such as a resin on the through hole wiring 17. Though the front and rear sides of the substrate are spatially separated from each other thereby, the mechanical strength of the photodiode array 1 can be improved without losing the electric contact between the p-type impurity diffusion layer 5 and the rear side.

[0050] Here, the material filling the through hole 12 may be resin type insulating materials including epoxy, polyimide, acrylic, silicone, and urethane resins, or electrically conductive resins including an electrically conductive filler in addition to these insulating materials.

[0051] Fig. 6 is a sectional view of a photodiode array.

[0052] The through hole 12 may be completely filled with a conductive material 10. The filling electrically conductive material not only improves the mechanical strength of the photodiode array 1, but may be used as a bump electrode as it is when projected in a hemispherical

form from the hem of the second hole part 13 on the rear side. The electrically conductive material 10 may be solder, electrically conductive resins including electrically conductive fillers, and the like.

5 [0053] A method of making the photodiode array will now be explained.

[0054] In the following, a method of making the photodiode array whose through holes 12 are filled with a polyimide resin (see Fig. 5) will be explained.

10 [0055] Fig. 7 is a sectional view of a photodiode array for explaining a manufacturing step thereof.

[0056] First, an n-type semiconductor (100) substrate 3 is prepared. The front side of the substrate is thermally oxidized, and a thermally oxidized layer 9, which is utilized as a mask for  $n^+$  thermal diffusion in the next step, is formed.  
15 At positions to become separation layers 7, the thermally oxidized film is bored by a photoetching process, and phosphorus is thermally diffused and thermally oxidized. Here, phosphorus is also diffused over the whole area of  
20 the rear side, whereby an  $n^+$ -type impurity concentration layer 19 is formed.

[0057] Fig. 8 is a sectional view of a photodiode array for explaining a manufacturing step thereof.

[0058] The thermally oxidizing layer is similarly bored at areas for forming pn junctions 4, and boron is thermally  
25 -diffused and thermally oxidized. The areas of pn junctions

FP02-0315-01

4 become parts corresponding to photosensitive pixels. A silicon nitride film (SiNx) 23 and the thermally oxidized layer 9 is formed on the rear side by plasma CVD or LP-CVD (see Fig. 8), and is eliminated by etching from areas for forming second hole parts 13. The areas for forming the second hole parts 13 are located at positions corresponding to the separation layers 7 on the rear side.

[0059] Here, the areas for eliminating the silicon nitride film 23 and the thermally oxidized layer 9 have been designed beforehand so as to have such forms and sizes that the vertices of quadrangular pyramids of second hole parts 13 do not reach the front side upon alkali etching, which will be explained later, and are located at positions corresponding to the separation layers 7 on the front side.

[0060] Fig. 9 is a sectional view of the photodiode array for explaining a manufacturing step thereof.

[0061] The semiconductor substrate 3 is subjected to anisotropic etching with an alkali (e.g., potassium hydroxide solution, TMAH, hydrazine, or EDP) from the rear side, so as to form the second hole parts 13. Namely, the substrate is etched from the crystal plane (100), so as to expose the (111) plane. Each second hole part 13 is formed like a quadrangular pyramid by etching, whereas the etching automatically stops at the vertex of the quadrangular pyramid (see Fig. 9).

[0062] Etching may be stopped before reaching the

vertex of the quadrangular pyramid as well. Next, the parts corresponding to the vertices of thus formed quadrangular pyramids are dry-etched from the front side, so as to form first hole parts 11, which are further etched until they connect with the vertices of quadrangular pyramids of second hole parts 13, so as to form through holes 12 constituted by the first hole parts 11 and second hole parts 13.

[0063] Fig. 10 is a sectional view of the photodiode array for explaining a manufacturing step thereof.

[0064] Then  $n^+$  layers 25 surrounding their corresponding through holes 12 are formed by ion implantations or diffusions from the rear side. The  $n^+$  layers 25 connect with the separation layers 7 and the  $n^+$ -type impurity concentration layers 19 on the rear side. Thereafter, for securing insulation of side walls,  $\text{SiO}_2$  layers 27 are formed by thermal oxidization (see Fig. 10). The insulating layers for side walls may be not only the  $\text{SiO}_2$  layers 27, but also laminate films with  $\text{SiNx}$ ,  $\text{SiO}_2$  films formed by CVD, and the like.

[0065] Next,  $p^+$  and  $n^+$  layers are provided with contact holes 15, and for forming through holes wirings 17, aluminum is deposited from both sides by a sputtering apparatus. Then, with a resist formed thereon, a desirable pattern is formed by etching. The material for the through hole wirings 17 is not limited to aluminum, whereas the method of forming the wirings is not limited to sputtering. For example, a

polysilicon part formed by CVD may be subjected to diffusion for lowering the electric resistance. In this case, only the contact hole parts may be made of aluminum and electrically connected to the polysilicon part.

5 [0066] Fig. 11 is a sectional view of the photodiode array for explaining a manufacturing step thereof.

[0067] A photosensitive polyimide layer 29 is formed on the rear side, and is bored only at locations where bump electrodes 33 are to be disposed and is bored at the n<sup>+</sup> electrode locations, one of the bump 33 is provided on the  
10 n<sup>+</sup> electrodes 21. Then, the bump electrodes 33 are formed by way of under bump metal 37 (hereinafter referred to as "UBM") parts formed by a metal establishing an electrically/physically excellent connection to the bump  
15 electrodes 33. When the bump electrodes 33 are solder bumps, for example, wettable metal parts should be formed between solder and aluminum, since solder is not wettable with aluminum. The UBM parts in this case can be realized by forming Ni-Au by electroless plating or forming Ti-Pt-Au  
20 or Cr-Au by lift-off procedure.

[0068] An acrylic layer, an epoxy layer, and a layer of a composite material including them may also be used in place of the polyimide layer. The solder bumps can be formed by disposing solder at predetermined UBM parts by a solder  
25 ball mounting method or a printing method, and then causing thus disposed solder to reflow. The bump electrodes 33 are

not limited to solder bumps, but may be electrically conductive bumps including metals such as gold bumps, nickel bumps, copper bumps, and conductive resin bumps.

[0069] Fig. 12 is a sectional view of a photodiode array.

5 [0070] Though the n-type semiconductor substrate is initially prepared, and an n<sup>+</sup>-type impurity concentration layer is formed by thermal diffusion in the above-mentioned method, an n-type semiconductor substrate provided with an n<sup>+</sup>-type impurity concentration layer beforehand by thermal  
10 diffusion or epitaxial growth may be prepared as shown in Fig. 12. This can increase the thickness of the n<sup>+</sup>-type impurity concentration layer in the photodiode array, so that the distance between the substantially p-type impurity diffusion layer 5 and the n<sup>+</sup>-type impurity concentration  
15 layer 19 can be short. As a consequence, the resistance component can be reduced, whereby the response can be fast.

[0071] Also, regulating the distance between the substantially p-type impurity diffusion layer 5 and the n<sup>+</sup>-type impurity concentration layer 19 can yield spectral  
20 sensitivity curve characteristics conforming to given specifications.

[0072] Effects of the above-mentioned photodiode array and method of making the same will now be explained.

[0073] In the above-mentioned photodiode array, the  
25 second hole parts 13 are initially formed by alkali etching from the rear side, and then the first hole parts 11 are



formed, whereby the through holes 12 are formed. Thus, the through holes are not completed at the time of alkali etching step, whereby no erosion toward the front side is caused by alkali etching. Since the photosensitive surface is not  
5 adversely affected in particular, the yield can be prevented from decreasing.

[0074] In the alkali etching step, the etching is stopped when each second hole part 13 is etched to the vertex of its quadrangular pyramid. Thus, there is no need for  
10 separately providing an etching stop layer or the like. Since a major part (second hole part 13) of each through hole 12 is formed by anisotropic etching, unevenness is smaller in the wall surface, whereby the smooth wall surface can be obtained in the through hole. Therefore, unnecessary  
15 carriers are restrained from occurring because of damages in the wall surface of the through hole, whereby dark currents can be reduced.

[0075] Figs. 13A and 13B are sectional views of a through hole part in a photodiode array.

20 [0076] The wall surface of the second hole part 13 forms an angle of  $54.7^\circ$  with respect to the surface of the photodiode array, whereas the wall surface of the first hole part 11 is substantially perpendicular to the surface.

[0077] When a through hole is formed by the second hole  
25 part 13 alone by using alkali etching, the second hole part and the front side of the photodiode array directly connect.

with each other, whereby the angle  $\theta$  formed between their surfaces becomes acute.

[0078] In the photodiode array shown in Fig. 13A, by contrast, the through hole 12 is formed by connecting two hole parts to each other, whereby the angle B formed at their junction is  $90^\circ$  or greater. Further, the angle A formed between the second hole part 13 and the rear side of the photodiode is  $90^\circ$  or greater, whereas the angle C formed between the first hole part 11 and the front side of the photodiode is about  $90^\circ$ .

[0079] Therefore, the through hole wiring 17 extending from the front side to the rear side by way of the through hole 12 has no part bent by an acute angle, and thus can restrain conduction from failing because of insufficient coverage at the time of forming. Further, depending on the dry-etching condition at the time of making the first hole part 11, the first hole part 11 may be tapered, so as to form an angle C of  $90^\circ$  or greater as shown in Fig. 13B. This can further restrain conduction from failing.

[0080] Since the second hole part 13 in the photodiode array is formed by alkali etching dopant, ions can be implanted into the wall surface of the through hole 12, whereby the  $n^+$  layer 25 can easily be formed by ion implantation. Thus formed  $n^+$  layer 25 acts as a separation layer for separating the photodiodes from each other, and traps unnecessary carriers so as to reduce dark currents.

[0081] In the photodiode array, the first hole part 11 is formed so as to penetrate through the separation layer 7. Therefore, even when the inner wall of the first hole part 11 is damaged and so forth at the time of dry etching for forming the hole part, generated unnecessary carriers are trapped by the separation layer 7. Hence, the photodiode array can prevent leak currents and the like from occurring because of damages when forming through hole wirings.

[0082] As explained in the foregoing, the present invention can provide a photodiode array which is less likely to cause conduction failures in through hole wirings, while yielding a high fill factor.